Synthesis of graphene by chemical vapor deposition is a promising route for manufacturing large-scale high-quality graphene for electronic applications. The quality of the employed substrates plays a crucial role, since the surface roughness and defects alter the graphene growth and cause difficulties in the subsequent graphene transfer. Here, we report on ultrasmooth highpurity copper foils prepared by sputter deposition of Cu thin film on a SiO 2 /Si template, and the subsequent peeling off of the metallic layer from the template. The surface displays a low level of oxidation and contamination, and the roughness of the foil surface is generally defined by the template, and was below 0.6 nm even on a large scale. The roughness and grain size increase occurred during both the annealing of the foils, and catalytic growth of graphene from methane (≈1000°C), but on the large scale still remained far below the roughness typical for commercial foils. The micro-Raman spectroscopy and transport measurements proved the high quality of graphene grown on such foils, and the room temperature mobility of the graphene grown on the template stripped foil was three times higher compared to that of one grown on the commercial copper foil. The presented high-quality copper foils are expected to provide large-area substrates for the production of graphene suitable for electronic applications.
Introduction
Graphene has attracted enormous attention for its unique mechanical, optical and electronic properties [1] [2] [3] . Synthesis by means of chemical vapor deposition (CVD) catalyzed by metallic substrates is a promising route for fabrication of high-quality large-area monolayer graphene sheets [4, 5] . Here, the copper foils are among the most promising substrates for the CVD growth of graphene thanks to low carbon solubility in Cu [4] , and low concentration of defects formed in graphene compared to Co and Ni substrates [6] [7] [8] . Since domain boundaries have a deleterious effect on the electronic properties of graphene [9] [10] [11] , intense research is being carried out on the CVD growth of large-area single-domain graphene [7, [12] [13] [14] [15] . The single domain growth has been achieved by synthesis at high temperatures and the presence of hydrogen [13, 16, 17] when nucleation of carbon atoms on surface defect sites is restricted [13, [17] [18] [19] , or by oxygen passivation of potential nucleation sites [14, 15] . The quality of the employed metallic foils, therefore, plays a crucial role in the growth process [17, 18, 20] . In addition, the surface morphology of the foils is critical for the formation of wrinkles on graphene during its transfer to insulating substrates [21, 22] . Commercially available foils generally possess high surface roughness, mainly due to the metal rolling process during their production [7] . Therefore, the metal foils are usually electropolished and annealed at high temperatures (>1000°C) under vacuum or hydrogen atmosphere for several hours [12, 13, 18, 20, 23, 24] , or the copper is melted and resolidified on a tungsten foil support [25] to clean and smoothen the surface before the graphene growth. However, after this process, the surface roughness over larger areas remains relatively high and has a significant influence on the growth and transfer processes. Another issue is the purity of the copper foil since the impurity atoms often segregate on the surface in the form of clusters [26] , causing an increase in the nucleation center density.
Here, we introduce a template stripping method [27] [28] [29] for the fabrication of ultrasmooth copper metallic foils, whose surface roughness is defined by the employed templates, i.e. silicon substrates, which display one of the smoothest commercially available surfaces. The resulting large-area roughness of the prepared foils (typically over 50 × 50 μm 2 ) is below 0.6 nm, i.e. almost two orders of magnitude lower than the one observed on commercial Cu foils.
The template-stripping method brings an additional advantage of very low surface contamination and oxidation because the surface of the foil is freshly exposed to ambient atmosphere after its stripping. Hence, the electropolishing and high temperature cleaning of the Cu foil before the graphene growth can be avoided. The size of the foils prepared by this method is practically limited only by the available templatesize, which presents an advantage for the production of graphene on a large scale, and ensures the compatibility of the method with the semiconductor industry.
Methods
Graphene films were primarily grown on template stripped (TS) copper foils and, for comparison, also on 25 μm-thick polycrystalline copper foils from the MTI Corporation (purity > 99.99%). The commercial copper foils were cleaned in an ultrasonic bath for 15 min in acetone and 15 min in isopropanol, then inserted into the home-built CVD system and annealed at 1000°C under a hydrogen flow of 4 sccm at 10 Pa before the graphene growth.
The TS copper foils were prepared by ion beam sputter deposition from a high purity copper target (Mateck, 99.999%) in a home-built high vacuum (<10 −5 Pa) setup based on Kaufman broad ion beam sources [30] . The energy of argon ions was 600 eV and the deposition rate of copper on the template formed by a P-doped Si (100) substrate (resistivity of 0.0010-0.0015 Ω cm) covered with a 280-285 nmthick thermal SiO 2 layer was 2.3 Å s −1 . Next, the copper supporting layer was deposited by electrolysis in a mixture of 0.0012 M sulfuric acid (H 2 SO 4 ) and 1.38 M solution of Copper Sulfate (CuSO 4 , 33 g, 150 ml). The current and time of electrodeposition were controlled during the whole process in order to achieve the required thickness of the supporting layer (24 μm). The stripping of the foils was carried out just prior to their insertion into the reactor to reduce the contamination and oxidation from the ambient atmosphere.
Graphene synthesis was carried out in a home-built reactor (see supporting information for details, available at stacks.iop.org/NANO/25/185601/mmedia).
Before the growth, hydrogen gas was introduced to the reactor (4 sccm, 10 Pa) and the system had been heated up to a graphene growth temperature. Graphene growth was performed under a methane atmosphere (flow of 40 sccm) for 30 min at a pressure of 70 Pa. Afterwards, the system was cooled down to room temperature in four hours. Graphene from the back-side of the copper foil was removed by oxygen plasma etching (25% O 2 /75% Ar, two minutes).
To provide further analysis, the graphene layer from the front side of the foil was transferred to a SiO 2 /Si substrate (the same type of substrate as that used for the template of the TS copper foils) by the PMMA-assisted wet transfer method.
Atomic force microscopy (AFM) was carried out by a commercial ambient scanning probe microscope (NT-MDT Ntegra Prima) in contact mode using commercial silicon cantilevers CSG-10 (NT-MDT). The image resolution was set to a standard of 256 × 256 points. A conventional confocal Raman microscope WITec CRM 200 with a green laser (532.2 nm, 0.8 mW) and spot diameter of 450 nm, and Renishaw inVia with a He-Ne excitation laser (632.8 nm, 50 mW) and a focused spot diameter of 2 μm were used for the room temperature measurement of the Raman spectra and spatial maps. X-ray photoelectron spectroscopy was performed in a Kratos Axis-Ultra DLD system using monochromatic Al-Kα radiation. Transport properties were measured at room temperature or at 4 K in a liquid He cooled cryostat. Electron backscatter diffraction (EBSD) measurements were carried out in a Tescan FERA 3 microscope equipped by NordlysMax [2] EBSD detector from Oxford Instruments, using 8 and 15 keV primary electron beams focused to the spot with a diameter of 15 nm at a sample inclined by 70 degrees relative to the incoming electron beam. The assignments of crystallographic directions were performed directly in the Aztec EBSD control software, and EBSD Post-processing was completed by HKL CHANNEL5. Figure 1 illustrates the preparation of the copper foils by template stripping using a silicon-based substrate as a template. In the first step, a 800 nm-Cu thin film is sputter deposited in a broad ion-beam setup [30] on the Si(100) substrate with a 280 nm-thick thermally grown SiO 2 layer on top of it. This is followed by the electrodeposition of a 24 μm-thick supporting Cu layer from the CuSO 4 solution. A key step here is to cover the edges of the sample by a resist layer (PMMA) or scotch tape to prevent penetration of the electrolyte to the Cu/Si interface from the side of the sample. After completing the electrodeposition, the sample is rinsed in demineralized water and dried out under ambient conditions for at least 24 h. The free-standing copper foil is then obtained by mechanically peeling-off the copper layer from the substrate. This step is enabled by the low adhesion of the Cu layer to the SiO 2 surface (see supporting information for a more detailed discussion, available at stacks.iop.org/NANO/ 25/185601/mmedia).
Results and discussion
The surface of the foils prepared in this way has very low roughness and their material composition is primarily defined by the composition of a target used for sputter deposition. In our case we have used a Cu target with 99.999% purity, and x-ray photoelectron spectroscopy (XPS) revealed no traces of contamination, except for impurities from the ambient atmosphere (see supporting information, available at stacks.iop. org/NANO/25/185601/mmedia). Compared to standard Cufoils, which are usually stored under ambient conditions, the freshly stripped TS foils show a very low level of contamination and oxidation because their surface is protected from ambient conditions while attached to the template. Figure 2 (a) shows the in-scale comparison of the largearea surface morphology of the TS foils and non-treated commercial polycrystalline copper foils (99.99%, MTI Corporation) which are frequently used for CVD graphene growth. The surface of the commercial foil presented in the bottom part of figure 2(a) displays large corrugation (arithmetic-averaged roughness R a = 70 nm and root-mean-squared roughness (RMS) R RMS = 90 nm) over a large area (50 × 50 μm 2 ), which is typical for the foils prepared by cold rolling. On the local scale (measured area of 1 × 1 μm 2 ), the roughness of the commercial foils is correspondingly lower (typically R a = 8.6 nm and R RMS = 11 nm). A detailed inspection of the surface of the foils prepared by template stripping, illustrated ; no morphological features were found at both size-scales. On both foils, the large area measurements are taken to cover a sufficient area to make statistical conclusions on surface roughness. To reveal the changes in surface morphology of the foils with increasing process temperature, we have carried out two series of experiments in a CVD apparatus: (1) annealing of the foils at 100-1000°C in a vacuum (10 −3 Pa), and (2) annealing of the foils in the same way and their subsequent exposure to a methane at 300-1000°C (CVD process).
The annealing in a vacuum/hydrogen atmosphere is a typical step used for cleaning commercial copper foils prior to graphene synthesis itself [12, 13, 18, 20, 23, 24] . The dependence of surface roughness for this type of annealing is depicted in figure 2(b) . In each experiment, a freshly prepared TS copper foil was used and the annealing was carried out simultaneously with the commercial foil in order to provide a direct comparison. With an increasing annealing temperature, the morphology of the TS foils (figures 2(d) and (e)) changes. The most prominent change is the formation of depressions and pits on the substrate (600°C) and micro-faceting observed after high temperature annealing (1000°C). The original size of the grains after deposition is very small since the sputter deposition technique was used and no postannealing treatment applied. This method generally results in the formation of small crystallites in an amorphous matrix [31] . To confirm this, we have performed EBSD analysis of the TS foils (see supporting information for a detailed description of results, available at stacks.iop.org/NANO/25/ 185601/mmedia). Indeed, the average grain size amounts to 60 nm, and a relatively large portion of the surface area could not be assigned and, hence, it is amorphous or contains clusters smaller than ∼20 nm.
EBSD performed after annealing at 1000°C reveals that the size of near surface grains increases: the average grain size increases to 320 nm. Further, there is a dramatic change in the grain orientation. Whereas on the pristine TS foil the majority of grains possesses the (111) surface orientation, the annealed foil displays multiple grain orientations with a minor preference for the (111) and (100) planes and orientations close to these two planes.
During annealing, the grains in the foil grow which leads to an increase of surface roughness. Since the surface of the foil is no longer covered by the Si template, and the freshly exposed areas are not necessarily of the lowest surface free energy, the grains tend to reach their equilibrium shapes and protrude out of the original surface. The material forming these grains is taken from the surrounding areas and grain boundary grooves (pits) are formed [18] . The other source of roughening is the evaporation and sublimation of copper atoms [32] which results in the overall increase of the surface roughness. Both these effects have no direct influence on the measured roughness of commercial copper foils, because their roughness is determined mainly by rolling stripes. Even though the roughness of the TS foils increases with temperature, it is still on a large scale-ten times lower than that one of the commercial foils.
In the second series of experiments, we have examined the morphology of copper foils after their annealing in a hydrogen atmosphere (10 Pa, 4 sccm) and subsequent exposure to a methane atmosphere (70 Pa, 40 sccm) at various process temperatures. The evolution of the surface roughness with process temperature is presented in figure 3(e) . From the AFM images taken after the 600°C ( figure 3(c) ) and 1000°C ( figure 3(d) ) experiments, it is evident that the combination of annealing and CVD process leads to similar morphological changes, as observed during annealing in hydrogen (i.e. the formation of pits and microfaceting). However, the increase in roughness is higher (up to 2 times), especially at high temperatures (≈1000°C) when graphene growth was obtained (see below). The low surface roughness can be maintained by low temperature graphene synthesis. This, however, did lead to graphene of medium quality (see supporting information for details, available at stacks.iop.org/NANO/25/185601/ mmedia). So we will further focus on graphene growth from the methane precursor.
To evaluate the quality of the grown graphene layers, we performed transport measurements and micro-Raman spectroscopy. The minimum temperature for the graphene growth deduced from the appearance of the 2D-peak is 900°C. However, the graphene quality further improves with increasing growth temperature. In figures 3(a) and (b), the areal distribution (map) of the 2D-Raman peak intensities of the graphene grown at 1000°C on both foils and transferred onto the SiO 2 /Si substrate is shown. The maps of both individual peak (2D and G) intensities and associated Raman spectra are presented in the supporting information, available at stacks.iop.org/NANO/25/185601/mmedia. The intensity ratio of the 2D and G peaks in the graphene domains and absence of D-peak proves that the single-layer graphene has a very low amount of defects. The uniform distribution of the 2D-peak intensity over the domains indicates a high homogeneity of the graphene. The best quality graphene samples were grown at 1000°C, which is in agreement with the recently published results on CVD graphene grown on commercial copper foils [4, 7, 11, 13] . However, the large scale roughness of our TS foils is lower compared to commercial ones and, consequently, that of the graphene as well.
The regularly used copper foils prepared by cold rolling display rolling stripes as a main morphological feature. These can be smoothed by high temperature annealing but cannot be removed completely [13, 18] . Moreover, the pre-annealing can result in the formation of a 'crust' layer which can easily peel off from the surface [33] . Another way to smooth the surface is by electropolishing and etching. Electropolishing can reduce the surface roughness to about 3 nm, but the observed pit formation can result in large defects in graphene [18] . In other studies on electropolishing of graphene, the reduction of RMS roughness from 219 nm to only 64 nm [24] , or even less [13] , was observed. The main advantage of electropolishing is thus the removal of surface oxides [24] . Moreover, the contamination of the foil surface by the electrolyte or segregation of impurities at the surface during high temperature annealing can take place. The etching (e.g. using Fe(NO 3 ) 3 ) also does not lead to satisfactory results, since etch quarries and residues are left on the surface, even after subsequent foil annealing [33] .
In comparison, the TS foils possess no rolling stripes, their surface is inherently ultra-clean and oxide-free, and hence both cleaning steps can be omitted. The main drawback of the TS foils might be that of a small grain size, and hence a high number of substrate grain boundaries which generally cause an increase in roughness of the foils during annealing, and may also act as additional nucleation centers for graphene domains. Concerning the graphene growth, substrate grain boundaries do not present significant restriction since graphene domains easily extend their growth over several substrate grains [34] . Additionally, the higher density of atomic steps on microfacets formed after annealing could help with healing point defects in the graphene layer [35] . Further, the high purity of these foils implies that the amount of impurities segregating on the surface is very low. These impurities present significant issues since the nucleation on these cannot be easily suppressed by the increase of growth temperature [17] . Hence, by further optimization of the method, we expect that the TS foil will make it possible to grow graphene layers of superior quality compared to those recently prepared on standard copper foils.
Due to the distinct nature of the surfaces of TS-and commercial-Cu foils, the growth of graphene under the same conditions differs. In the case of commercial foils, the whole surface is covered by polycrystalline single layer graphene, whereas on the TS foil the graphene grows in separated larger crystals. This difference can be explained by the lower concentration of defects on the TS foil and, hence, a lower concentration of nucleation sites, so it takes longer to fill the entire surface.
To evaluate graphene transport properties, we transferred the graphene grown on both types of the copper foil on a highly doped silicon substrate acting as a back gate, covered with a 285 nm-thick oxide barrier. We then performed twopoint measurements of charge carrier mobility. It should be noted that after the graphene transfer, no annealing steps to improve graphene quality have been carried out in order to accurately distinguish the quality of the samples. We contacted the polycrystalline graphene layer (commercial foil) with Au/Ti contacts in a Hall bar geometry ( figure 3(b) ) and the separate graphene areas grown on the TS foil ( figure 3(a) ) with two contacts. Resistivity ρ shown in figure 3(f) and measured resistance R are related via the structure length L and width W by the formula ρ = RW/L (in case of the Hall bar structure W = 19 μm and L = 2 μm, in case of the single crystal domain W = 12 μm and L = 12 μm). Carrier mobility was deduced according to Drude's model of diffusive transport μ = (neρ) −1 for the electron surface concentration n = 2·10 12 cm −2 . The measured room temperature mobility of the graphene grown on the commercial copper foil was around 1200 cm 2 V −1 s −1 with an extracted saturation density [36] of n sat ∼ 9·10 11 cm −2 , whereas the mobility of the graphene grown on the TS foil was, at the same conditions, 3 times higher, i.e. around 3600 cm 2 V −1 s −1 (n sat ∼ 8·10 11 cm −2 ). The low temperature (4 K) transport measurements gave us the mobility around 4400 cm 2 V −1 s −1 (n sat ∼ 8·10 11 cm −2 ) for TSfoil grown graphene; in this case the Dirac point is shifted to a lower value of about 42 V. This difference in mobility of graphene fabricated on two distinct types of copper foils can be explained by the higher concentration of domain boundaries present on the graphene prepared on the standard copper foil. The domain boundaries have been identified as the primary cause of the mobility decrease in CVD grown graphene [11] . It should be noted that the strong shift of the charge neutrality point to high back-gate voltages (>40 V) indicates strong p-doping. This is usually caused by the presence of water and organic residues from the transfer process. It was reduced by thermal annealing of the sample at 130°C for 48 h in a vacuum, and led to the shift of the charge neutrality point to 18 V while the room temperature mobility retained the same level [11] . We would like to note that the obtained mobilities of 3600 cm 2 V −1 s −1 do not present the state-of-the-art values beyond the 10 000 reported for CVD graphene [13, 37] . This is caused mainly by the fact that we did not make any attempts for improving the graphene quality (e.g. by etching, annealing) in order to make a fair comparison of both types of graphene samples. We infer that by further optimization of the transfer process and cleaning, the higher mobility values will be obtained. However, the main advantages of the TS foils (e.g. absence of detrimental morphological features, high Nanotechnology 25 (2014) 185601 P Procházka et al purity of the near-surface layer and their clean surface) make them superior over the commercial ones. Recently, other high quality substrates employed for the CVD graphene synthesis have been reported, e.g. metal single crystals [38] and thin epitaxial layers of transition metals prepared on sapphire substrates [39] [40] [41] [42] [43] . In principle, our method can also be applied to sapphire substrates which may lead to foils with a large grain size and single grain orientation (see supporting information S1 for details, available at stacks. iop.org/NANO/25/185601/mmedia).
Conclusions
In conclusion, we have introduced a template stripping method for the preparation of Cu foils using SiO 2 /Si substrates as a template. The 'as prepared' TS foils display a roughness below 0.6 nm even on a large scale, and their purity is primarily determined by the Cu target (>99.999%). However, the annealing of these foils in a low-pressure hydrogen atmosphere and during the CVD graphene synthesis, especially at temperatures around 1000°C, leads to an increase of foil surface roughness. It is caused, presumably, by copper recrystallization and evaporation and sublimation of copper atoms. Nevertheless, the large scale roughness still remains nearly in one order of magnitude below that of typical commercial foils.
The small amount of roughness and low concentration of defects and impurities result in a low number of nucleation sites, which is an important condition for the preparation of graphene with a large domain size and thus improved transport properties. Even without any extensive attempts to improve the preparation procedure, the foils remain very smooth over a large area, which is the necessary condition for a transfer of wrinkle-free graphene. The room temperature mobility of the graphene grown on the TS foil was 3 times higher (≈3600 cm 2 V −1 s −1 ) compared to that one grown on the commercial copper foil, and should be further improved. We expect that by employing the presented well-defined substrates, it would be much easier to control all necessary processes required for obtaining the high quality graphene.
